It has multiple-bank internal architecture that improves opportunities for on-chip parallelism. Generally, it uses dual data banks internally. It starts access in one bank then next, and then receives data from first then second.